This listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of Claims

1. (Currently amended): A fabrication method for a damascene bit line contact plug, comprising

the steps of:

providing a semiconductor substrate having a first gate conductive structure, a second

gate conductive structure and a source/drain region, in which the source drain region is formed

in the substrate between the first gate conductive structure and the second gate conductive

structure;

forming a first liner on the substrate;

forming a first conductive layer in a space between the first gate conductive structure

and the second gate conductive structure, in which the first conductive layer is electrically

connected to the source/drain region;

forming a second liner on the substrate to cover top of the first conductive layer;

forming an inter-layer dielectric with a planarized surface overlying the substrate to cover

the first conductive layer, the first gate conductive structure, and the second gate conductive

structure;

forming a bit line contact hole in the inter-layer dielectric to expose the top of the first

conductive layer; and

forming a second conductive layer in the bit line contact hole, in which the combination

of the second conductive layer and the first conductive layer serves as a damascene bit line

contact plug.

2. (Currently amended): The fabrication method for a damascene bit line contact plug as

claimed in claim 1, wherein the formation of the first conductive layer comprises the steps of:

forming the [[a]] first liner to covering the first gate conductive structure, the second gate

conductive structure and the substrate:

providing a first photoresist layer having an opening corresponding to the bit line contact hole;

removing the first liner exposed within the opening to expose the source/drain region located between the first gate conductive structure and the second gate conductive structure;

removing the first photoresist layer;

depositing the first conductive layer to fill the space between the first gate conductive structure and the second gate conductive structure;

performing a chemical mechanical polishing process on the first conductive layer, in which the top of the first conductive layer is higher or approximately equal to the first liner positioned on top of the first gate conductive structure and the second gate conductive structure;

providing a second photoresist layer having a pattern corresponding to the bit line contact hole; and

removing the first conductive layer not covered by the second photoresist layer, in which the first conductive layer remains in the space between the first gate conductive structure and the second gate conductive structure and is electrically connected to the source/drain region.

3. (Original): The fabrication method for a damascene bit line contact plug as claimed in claim 2, wherein the formation of the first conductive layer further comprises the steps of:

removing the second photoresist layer; and

performing a wet etching process to remove polymer residue from the substrate.

- 4. (Original): The fabrication method for a damascene bit line contact plug as claimed in claim 2, wherein the first liner is SiN or SiON.
- 5. (Original): The fabrication method for a damascene bit line contact plug as claimed in claim 2, wherein the thickness of the first liner is 100~120Å.

6. (Currently amended): The fabrication method for a damascene bit line contact plug as claimed in claim 1, wherein the formation of the bit line contact hole comprises the steps of:

forming the [[a]] second liner on the substrate;

forming a first inter-layer dielectric layer on the substrate to cover the second liner; performing a chemical mechanical polishing process on the first inter-layer dielectric, in which the top of the first inter-layer dielectric is leveled off with the top of the second liner;

forming a second inter-layer dielectric to cover the first inter-layer dielectric and the second liner;

providing a third photoresist layer having an opening corresponding to the bit line contact hole; and

removing the second inter-layer dielectric and the second liner exposed within the opening to expose the top of the first conductive layer.

- 7. (Original): The fabrication method for a damascene bit line contact plug as claimed in claim 6, wherein the first liner is removed before forming the second liner, thus the second liner covers the first conductive layer, the first gate conductive structure and the second gate conductive structure.
- 8. (Original): The fabrication method for a damascene bit line contact plug as claimed in claim 6, wherein the second liner is formed on top of the first conductive layer, thus the combination of the first liner and the second liner covers the first conductive layer, the first gate conductive structure, and the second gate conductive structure.
- 9. (Original): The fabrication method for a damascene bit line contact plug as claimed in claim 6, wherein the second liner is SiN or SiON.
- 10. (Original): The fabrication method for a damascene bit line contact plug as claimed in claim 6, wherein the thickness of the second liner is 100~120Å.
- 11. (Original): The fabrication method for a damascene bit line contact plug as claimed in claim 6, wherein the first inter-layer dielectric is a BPSG layer.

- 12. (Original): The fabrication method for a damascene bit line contact plug as claimed in claim 6, wherein the thickness of the first inter-layer dielectric is 3500~3000Å.
- 13. (Original): The fabrication method for a damascene bit line contact plug as claimed in claim 6, wherein the second inter-layer dielectric is a TEOS oxide layer.
- 14. (Original): The fabrication method for a damascene bit line contact plug as claimed in claim 6, wherein the thickness of the second inter-layer dielectric is 3000~2500Å.
- 15. (Original): The fabrication method for a damascene bit line contact plug as claimed in claim 1, wherein the second conductive layer is tungsten, polysilicon or other conductive material.

16-32. (Canceled)